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A liquid phase epitaxial growth method for obtaining InP /lnGaAsP /lnP double-heterostructure 
wafers free of misfit dislocations is presented. The feature of this method is that upper InP layers 
on InGaAsP are grown by two steps. The obtained structure becomes 2nd InP/lst InP/ 
InGaAsP /lnP. The misfit dislocation-free area was determined by photoluminescence and x-ray 
transmission topography. This area has been determined mainly at the stage when the growth of 
the first InP has been terminated and is scarcely dependent on the total thickness of the upper InP. 
Nearly misfit dislocation-free wafers with about 4-flm-thick InP could be obtained by making the 
first InP thinner than - 1 flm. 
PACS numbers: 61.70.Jc, 81.15.Lm 
In] _ "Ga" As] _ y P y quaternary alloys lattice matched 
to InP have been extensively investigated as materials for 
optoelectronic devices in the wavelength region 1.0--1.7 flm. 
In order to fabricate these devices with high performance 
and high reliability, it is necessary to know the conditions for 
preparing misfit dislocation-free epitaxial wafers. Nakajima 
et af. determined the conditions to obtain thick and misfit 
dislocation-free wafers by liquid phase epitaxy (LPE) for sin-
gle heterostructures such as Ino.53 Gao.47 As/lnP (Ref. 1) and 
In] __ "Ga"As] _ yPy/lnp.2 Our recent study on the behavior 
of misfit dislocations in a double-heterostructure (DR) 
InP/ln]_"Ga"As]_yPy/lnP grown by LPE indicates that 
they are always introduced from wafer edges regardless of 
layer thickness and lattice misfit and that the misfit disloca-
tion-free area within a wafer decrease~ monotonically with 
the increase of the upper InP layer thickness.3 From the 
viewpoint of the device fabrication it is desirable to make this 
area as wide as possible. 
In this letter the method which can remarkably increase 
the misfit dislocation-free area in DR wafers is described. 
The feature of this method is that upper InP layers are grown 
by two steps, or grown using two different solutions. Then, 
the obtained DR structure becomes InP /lnP /lnGaAsP / 
InP. By adopting this structure, it is possible to make DR 
wafers nearly misfit dislocation-free even for such layer 
thicknesses that misfit dislocatinos are introduced over the 
whole area in the ordinary DR structure. 
DR wafers were grown on (lOO)-oriented n+ -lnP (S 
doped) substrates 2.0 cm2 using the conventional sliding boat 
technique. Each layer of DR wafers was not intentionally 
doped and photoluminescence (PL) wavelength of 
In] _" Ga" As] _ y P y is 1. 341lm at room temperature corre-
sponding to the solid composition of x = 0.33 and Y = 0.30. 
The lattice misfit at room temperature .:::1a/a was chosen as 
- 0.02 to 0.06% because misfit dislocation-free area could 
be made as wide as possible in the range.:::1a/a = 0-0.08% in 
the ordinary DR structure,3 where.:::1a is equal to the lattice 
constant of InGaAsP minus the lattice constant of InP. An 
SEM photograph of the cleaved and etched cross section of 
the DR wafer is shown in Fig. 1. The thicknesses of 
InGaAsP dQ and buffer InP were kept constant at - 2.0 and 
- 3.5Ilm, respectively. Growth conditions and procedures 
were the same as those reported previousll except that the 
second InP layer was grown successively on the first InP 
layer. All layers were grown by the supercooling method at a 
constant cooling rate of 0.7 ·C/min. The growth time of the 
first and second InP layers was determined according to 
their desired thickness. 
Evaluation of the misfit dislocation-free area within a 
wafer was made mainly by observing spatially resolved PL 
(SRPL) image4 over the entire surface of DR wafers. For x-
ray transmission topography with MoKa] radiation, the 
(220) plane was used. Misfit dislocations in (110) and (1 TO) 
directions perpendicular to each other are introduced near 
the heterointerface in the upper Inp.3 Only those in the 
(1 TO) direction are observed as dark lines with SRPL topo-
graphy.5 The region with misfit dislocations, however, is al-
most the same for both directions from the x-ray topo-
graphy. Therefore, misfit dislocation-free area can be 
determined with SRPL topography. 
Figure 2 shows the misfit dislocation-free area as a func-
tion of the upper InP layer thickness. The vertical axis is the 
ratio of the misfit dislocation-free area to the whole area. 
2nd InP 




FIG. L SEM photograph of the cleaved and etched cross section of a DH 
wafer using the two-step growth of the upper InP. 
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FIG. 2. Misfit dislocation-free area as a function of the upper InP layer 
thickness. The horizontal axis indicates the total thickness d, + d, of the 
first and second InP layers. The value of d, is less than 1.0 Jim (0) and - 1.5 
Jim (L,.). Crosses I X) are the results for the ordinary structure (Ref. 3). The 
InGaAsP layer thickness is about 2 Jim. 
Circles (0) and triangles (,6) are the results for DH wafers 
shown in Fig. I. The first InP layer thickness d, for circles is 
0.5-I.0I1m and that for triangles is about 1.5 11m. The hori-
zontal axis indicates the total thickness d, + d2 of the first 
and second InP layer in these wafers. Crosses ( X ) show the 
results reported previously for the ordinary DH wafers with 
dQ ~2 11m.} Misfit dislocations are introduced in more than 
50% of a wafer in the ordinary structure when the upper InP 
layer thickness exceeds ~ 211m. Hence, the maximum thick-
ness of the first InP layer was chosen as I. 5 11m. 
It can be seen from Fig. 2 that the two-step growth of 
the upper InP is very effective in reducing the amount of 
misfit dislocations in DH wafers. In the ordinary structure, 
misfit dislocations are introduced over the whole area when 
the upper InP layer thickness exceeds ~4 11m. However, 
remarkable reduction can be achieved by adopting the DH 
structure shown in Fig. I; that is, misfit dislocation-free area 
becomes ~ 50% (L'1) and - 80% (0) in DH wafers with 
d, + d2~4 11m. The value 80% means about 1.0-mm exten-
sion of misfit dislocations from edges of a 2.0-cm2 wafer. 
Therefore, by making the value of d, thinner than I.Ol1m it is 
possible to obtain nearly misfit dislocation-free wafers. 
To clarify the mechanism of this reduction, comparison 
of PL and x-ray topographs was made between wafers with 
and without the second InP layer. That is, PL or x-ray topo-
graphs were observed at the stage when the LPE growth of 
the first InP was terminated and the same observation was 
made again after the second InP was grown on this wafer. 
Samples used in this experiment and the results of PL topo-
graphy are listed in Table I. X-ray topographs with and 
without the second InP for sample A are shown in Fig. 3. 
The results in Table I indicate that the misfit dislocation-free 
area in DH wafers is mainly determined at the stage just after 
the first InP was grown and that the increase of the upper 
InP layer thickness by the LPE growth of the second InP has 
little influence on this area. It can be seen from Fig. 3 that 
misfit dislocations extend only a little (0.5-1.0 mm) during 
the LPE growth of the second InP. This corresponds to 
about 10% decrease of the misfit dislocation-free area and is 
consistent with the results in Table I. Newly induced misfit 
dislocations were rarely observed. Therefore, the degree of 
the reduction is strongly dependent on the value of d, and the 
increase of d2 results in only the slight decrease of the misfit 
dislocation-free area. 
A dissolution of the InGaAsP edge growth by the 
In + P solution always occurs and results in generation of 
misfit dislocations. 3 Also, a perturbed growth of InP on 
InGaAsP has been observed by PL measurements and is 
attributed to a partial dissolution ofInGaAsp.6 These disso-
lutions are considered to cause the mixing of growth solu-
tions and thus the composition variation of the In + P solu-
tion. In the DH structure shown in Fig. I, growth solutions 
are changed into new ones during the LPE growth of the 
upper InP. Therefore, the influence of undesirable mixing of 
the solutions can be reduced using the two-step epitaxy. It is 
conceivable that this change of growth solutions to new ones 
contributes to the prevention of misfit dislocations from ex-
tending. 
Another difference between the DH structure shown in 
Fig. I and the ordinary one is an existence of the InP-InP 
homointerface within the upper InP. It is possible that the 
composition change near this interface has happened due to 
the perturbed growth of the first InP. As a result, pinning of 
the misfit dislocations as reported for In, _ x Gax P IGaAs 
system grown by vapor phase epitaxy 7 is considered to occur 
and make the extension of misfit dislocations difficult. How-
ever, direct evidence of this dislocation pinning is not found 
in this work. The InP-InP homointerface is introduced as 
the result of changing growth solutions to new ones. There-
fore, the influence of these two kinds of factors on the reduc-
tion of misfit dislocations is difficult to investigate indepen-
dently at present. 
In conclusion, remarkable reduction of the quantity of 
TABLE I. Comparison ofmifit dislocation-free area determined by PL topography in DH wafers with first InP only and with first and second InP. 
Misfit dislocation-free area" 
dQ d, d2 iJa/a (%) 
Sample IJim) (Jim) (Jim) (%) First InP First and second InP 
A 2.0 0.5 3.0 -0.03 90 80 
B 2.0 0.9 2.5 -0.04 85 75 
C 2.0 1.0 2.5 -0.03 80 78 
a PL topography was first observed when LPE growth of the first InP was terminated and then was observed again after the second InP was grown on the same 
wafer. 
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(a) 
(b) 
FIG. 3. X-ray transmission topographs using MoKa, radiation and the 
(220) plane. X-ray topogfaphs were observed at the stage when (a) LPE 
growth of the first InP was terminated and (b) the same observation was 
made after the second InP was grown on the same wafer. 
misfit dislocations introduced in LPE grown 
InP /InGaAsP /InP DH wafers has been achieved by the 
two-step growth of the upper InP. Their quantity is deter-
mined mainly at the stage when the LPE growth of the first 
InP in the upper InP has been terminated. The increase of 
the upper InP layer thickness due to the addition of the sec-
ond InP has little influence on the misfit dislocation-free 
area. Nearly misfit dislocation-free DH wafers with about 4-
",m-thick InP layers can be obtained by making the first InP 
so thin that the extension of misfit dislocations from edges of 
2.0-cm2 wafers is shorter than ~ 1 ",m. 
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Plasma etching with surface magnetic field confinement 
T. D. Mantei and T. Wicker 
Department 0/ Electrical and Computer Engineering, University o/Cincinnati. Cincinnati, Ohio 45221 
(Received 7 February 1983; accepted for publication 10 April 1983) 
A plasma etching reactor is described which combines a primary electron source, surface 
magnetic field confinement, and independently controlled substrate biasing. Preliminary 
measurements show that the reactor produces a large volume of dense plasma at low pressure. 
The plasma parameters are uniform to within ± 1 % over the working volume, with almost no 
perturbing radio-frequency electric fields. Profiles can be etched into polysilicon in CF4 plasmas 
with etch rates ;>2000 A/min. 
PACS numbers: 52.40.Hf 
Multipolar surface magnetic field layers can effectively 
confine steady plasma discharges. Since the first work by 
Limpaecher and MacKenzie, I multipolar plasmas have been 
successfully used for plasma studies,2 thin-film deposition, J 
and ion beam sources. 4 This letter reports details and experi-
mental results for a multipolar confinement device for reac-
tive plasma etching. The plasma combines a steady direct-
current discharge and a multipolar magnetic field layer 
produced by permanent magnets. A large volume of dense, 
spatially uniform plasma is produced at low pressure with 
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